Show HN: Revela – a complete camera ISP generated from NumPy, running on FPGA
An open image signal processor whose blocks are NumPy functions, compiled to bit-exact Verilog. Camera to screen, entirely in fabric, on a board anyone can buy.
Summary not yet generated for this article.
Comments (0 of ) ⌛