Show HN: Write, simulate and synthesize VHDL/Verilog in the browser
Learn digital hardware design in the browser: write VHDL and SystemVerilog, simulate, read waveforms, and synthesize to a netlist. No installation required.
Summary
A new browser-based tool allows users to write and simulate VHDL and SystemVerilog without any installations. It offers features like waveform reading and netlist synthesis, making it easier to learn digital hardware design.
Comments (4 of ) ⌛