A Verilog to Factorio Compiler and Simulator (Working RISC-V CPU)

Contribute to ben-j-c/verilog2factorio development by creating an account on GitHub.
135 points by signa11 209 days ago github.com 16 comments
Summary not yet generated for this article.

Comments (16 of ) ⌛

Loading more comments... ⌛
Scroll down to load more comments
No comments available.
Type to search HN and engineering blog articles
Press Escape to close  |  ↑↓ to navigate  |  Enter to open